# **Data Recovery from Aircraft Black Box**

**Michał Gmurek** 




June 5-8, 2023 | Wilmington, NC



Techno Security & Digital Forensics Conference

# **Data Recovery from Aircraft Black Box**








#### etep



#### MECHANICAL

	Specification	Remark
Size	189.5 (231.8 iRIPS	DxWxH
	/219.5 iEE) x 126.2	± 1mm
	x 101 mm	
Weight	≈ 3.30kg / 3.75kg	ED155/ ED112
-	≈ 4.85kg	iRIPS
Connectors	MIL-DTL-38999	Serie III
Mounting	ARINC 404	Customizable





#### ELECTRICAL

Input Voltage	28Vdc (16 to 36Vdc)
Power consumption	≈ 12 to 32 watts (28Vdc)
Power Interruption	≈ 200 to 800ms
Standard	MIL-STD-704F / DO-160


#### ENVIRONMENTAL

	Specification	Remark
Temperature	-40°C to 65°C	Operating
	-55°C to 90°C	Storage
Cooling	Passive	Convection
Humidity	95%	Non-Cond
Vibration	5Hz to 2KHz	6.29 g RMS
Shocks	20g 11ms	Operating
Acceleration	20g linear 3 axis	Operating
Altitude	+ 60,000 ft	Operating
Decompression	420Kpa/minute	Operating
MTBF	> 90,000 hours	Computed
EMI	DO-160	Rev G

#### STANDARD FUNCTIONALITY

	Specification
Gigabit	Configuration/Control
Ethernet	Data download and Streaming
Time synch	GPS Antenna input / Irig B / PTP v2
Voice	4x Audio channels
Recording	IRIG 106 Chapter 10 / DTMUX format
Sensors	Internal 3 Axis Gyro/ G force/ Pressure
COM port	RS-232 Configuration/Maintenance
Status	Status Led / Status output

#### SENTINEL PART NUMBER COMPOSITION





## **Environmental specifications**

#### Environmental specifications

The equipment has been designed to meet the environmental specifications applicable to the installation limits as set forth in the version of RTCA/DO-160 in force at the time of certification.

#### Flight Recording Systems (ED-112), Survivability


- Impact: 3400 Gs, 6.5ms, All Axes
- Pin Penetration: 500 lb., 10 ft.(1/4 in. Pin)
- Static Crush: 5000 lb, 5 min All Axes
- Low Temp Fire: 260 C, during 10 hours
- High Temp Fire: 1,100 C, during 60 Min
- Sea Water Immersion: 30 Days
- Deep Sea Pressure: 20,000 ft., 24 Hrs.
- Fluid Immersion: Various Fluids, 48 Hrs.

#### Qualification/Certification

Sentinel "ED-112 type" meets the requirements as specified in the Minimum Operational Performance Specification (MOPS) for flight recording systems ED-112. The system also outperforms many of the crash survival requirements in the Minimum Operational Performance Specification for Crash Protected Airborne Recorder Systems ED-112.





Sentinel Under High temperature fire test



## Hydraulic press test







#### **Crash test**











pSi-19-1386, ETEP- Impact Shock Test 02 B X+

#### Impact test















#### **Mechanical crash test results**




CSMU "A", "B" and "C" has successfully pass test sequence, no penetration or deformation of structure has been noted for each one.

■ Note:

Data contained inside robust memory are not analyzed before end of test sequence.







IFREMER is a French institute that undertakes research and expert assessments to advance knowledge on the oceans and their resources, monitor the marine environment and foster the sustainable development of maritime activities.

For more information consult lfremer website: https://wwz.ifremer.fr/en/

The Sentinel CPM is placed in hyperbaric chamber during 24 hours at 625 Bar, in saltwater to simulate a depth of 6000m. The materials used to protect the recording medium have been shown to be unaffected by sea water (Titanium ...)





## **High pressure test**


Sentinel CSMU Structure



This test must determinate if the crash protected memory Sentinel can resist to an equivalent depth of 6 000 m (20 000 feet).

We no detected any change of the Sentinel CPM structure after 24 hours at 625 Bar.


After this test in laboratory we don't note any deformation of the structure, and the structure is remains in **full integrity**.





Ifremer Pictures Laboratory: IFREMER France (La-Seyne sur-Mer )

#### **High temperature test**





Test has been conducted on Crash Protected memory unit destined to equip Sentinel System. The fire test is started by turning on the main gas valve. Flame temperature, as indicated by the external thermocouples, is continuously monitored. Figure 2 picture show Crash Protected Memory module under high temperature test.

At the end of the test period, the burners have been shut off and the robust memory module has been cool naturally in ambient conditions. The crash Protect memory unit has been removed from the vicinity of the support arrangement.

#### **High temperature test results**




The unit is progressively put back to room temperature (natural cooling) the time is approximatively 3 hours before being able to go for opening process.

we don't notice any deformation of the structure and the structure is in **full integrity**. Bright orange paint has disappeared.

Reached temperature inside enclosure up to 132°C






After the test sequence has been performed, this test pattern shall be readily recoverable to establish that the bit error rate defined in Chapter 2-4 has not been exceeded.


After this test the Sentinel crash protected memory is open to verify if the PCB did not damaged and if the data is still readable. After remove of all insulation protection (Ceramic, white powder material and red silicon protection), we examine the memory PCB.


#### Solid state drive integrity

After a visual inspection, we no detect any damages on solid state drive circuit. The memory unit was tested to verify if the data is in full integrity. The data is in full integrity and no present any error.




#### Data extraction via external interface



















# Data extraction via internal SATA





🍲   🛃 📙 🍞 =	Gérer	SSD ETEP v8 (E:)		-	
Fichier Accueil Partage	Affichage Outils de lecteur				~ 😮
Épingler à Accès rapide	↓     Déplacer vers ▼     X Supprim       ↓     Copier vers ▼     ↓	ner Nouveau dossier	Propriétés		sélection
Presse-papiers	Organiser	Nouveau	Ouvrir	Sélection	ner
$\leftrightarrow$ $\rightarrow$ $\uparrow$ $\uparrow$ $\checkmark$ $\rightarrow$ CePC $\rightarrow$	SSD ETEP v8 (E:)		√ Č	Rechercher dans	: SSD ETE 🔎
Accès rapide	om	Modifié le	Туре	e	Taille
E Bureau 🖈	xQUICK-F.txt	10/12/201		ument texte	1 Ko
🚽 Téléchargem 🖈 🛸	xFULL-F.txt	10/12/201		ument texte	1 Ko
	NTFS.EXE	24/09/201 17/11/201		lication	882 Ko 153 Ko
📰 Images 💉 🚳	mfc100.dll	19/02/201		nsion de l'app	4 295 Ko
BIB	msvcr100.dll	19/02/201		nsion de l'app	756 Ko
commande	EVENTLOG.TXT	22/04/200	9 11:11 Doc	ument texte	128 Ko
Images	AUTORUN.INF	25/01/200	8 11:28 Info	rmations de c	1 Ko
Img docLAB ang					
a OneDrive					
Ce PC					
🧈 SSD ETEP v8 (E:) 🗸					
8 élément(s)					


# Real-world test...

#### When everything else fails...chips usually don't










FORTUNATULY, real-world crash conditions are rare occassion, we were not able to get our hands on damaged device





On this side of PCB we can spot NAND memory chip made by Kioxia (Toshiba) with the model name TH58TEG8H2HBA-89 On the other side of PCB we can see the microcontroller



#### **Unsoldered NAND memory – top view**


The memory chip was removed from the PCB for further reading using InfraRed rework station and thermal profile of Tmax = 240C (Tdelta ~ 3C/s)







#### **Unsoldered NAND memory – ball view**



The NAND memory has BGA-132 package which is classics for highcapacity memory chips. The pads of NAND memory chip have been cleaned with solder wick and then isopropyl alcohol.

## **Chip connected to VNR Reader**

We used Visual Nand Reconstructor Reader from Starter kit in couple with BGA132 adapter from Standard kit for memory chip reading.



## **Chip identification**

	t configurat	tion										x
Chips		Data b			Data bus 1							
0		98DEA1327AD6		- 1	00000000000							
JEDEC		98DEA1327AD6		Ready	00000000000							
E		000000000000000000000000000000000000000			00000000000							
	CE3 🗌 0	000000000000000000000000000000000000000	000		000000000000000000000000000000000000000	0000						
(	Configu	uration										
						参	Model filter			98DEA1327A		
	Model	TH58TEG8H2H	HBA89			Model	Identifier	Source				
	Vendor	TOSHIBA										
	Identifier	98DEA1327A										
	Speed		High		~							
	Power (Vc	c)	3,3 V		~							
	I/O Power	(VccQ)	3,3 V		~							
	Bus		8 bit		Ý							
	Pinout		ONFI		~							
	Signals		<b>VSP3</b> [	VSP2	VSP1 VSP1							
		Nom	inal		Real							
	Page size				9216 🗢							
					bytes							
	Block size		1179648		1179648 🗢							
	Plane size	966	3676416	2	4902617088 🗢							
	Planes		2		~							
	Protocol	Async DDR			~							
		Sandisk/To	oshiba VSC									
	Power up	actions:		•	) 🗢 🧪 🕇 🕹							
Γ	参 Reread	ID							Apply co	onfiguration	Ca	ancel

The first step before physical image reading is reading memory chip's ID.

The chip model identifier is 98DEA1327A which belongs to Toshiba/Kioxia manufacturer

The memory chip has multi-die structure and we were able to identify 4 dies/crystals in single package.

### **JEDEC data**

		👆 Apply configuratior
Parameter page signature	JESD	1
Revision number	supports vendor specific parameter page	
Features supported	no	
Optional commands supported	no	
Secondary commands supported	no	
Number of parameter pages	0x0	
Device manufacturer	TOSHIBA	
Device model	TH58TEG8H2HBA89	
JEDEC manufacturer ID	00000000098	
Number of data bytes per page	0x2000	
Number of spare bytes per page	0x400	
Number of pages per block	0x80	
Number of blocks per logical unit (LUN)	0x103C	
Number of logical units (LUNs)	0x2	
Number of Address Cycles	row 0x3, column 0x2	
Number of bits per cell	0x1	
Number of programs per page	0x0	
Multi-plane addressing	0x1 bits for plane address	
Multi-plane operation attributes	no	
Asynchronous SDR speed grade	no	
Toggle Mode DDR and NV-DDR2 speed grade	supports 30 ns speed grade (~33 MHz) supports 25 ns speed grade (40 MHz) supports 15 ns speed grade (~66 MHz) supports 12 ns speed grade (~83 MHz) supports 10 ns speed grade (~133 MHz) supports 7.5 ns speed grade (~133 MHz) supports 6 ns speed grade (~166 MHz) supports 5 ns speed grade (200 MHz)	
Synchronous DDR speed grade	no	
Asynchronous SDR features	0×0	
Toggle-mode DDR features	0x0	
Synchronous DDR features	no	
Maximum page program time (tPROG)	0 us	
Maximum block erase time (tBERS)	0 us	


This NAND chip has special JEDEC parameter page that shows basic information about the memory.

As we can see from report: Number of bits per cell = 1, which means that memory chip has SLC architecture, and it is the best choice for the applications where reliability is a KEY factor.


参 Reread ID

Apply configuration Cancel

### NAND memory cell architectures



### **Bit errors in NAND**




### **Physical image extraction from NAND**

<b>.</b>													Visua	al Nan	d Reco	onstru	uctor -	soluti	on													_		×
Case Workspace	h Se	end sol	)b	4	🔥 Sk	sert a ip ar tract	ea	Du	imp wer	File sy viev		Yaff: parse		locks map	File	er a	File File p funct	er M	Comp MD5/S		Mou dum		nmour dump		mounf drive	t F E		XO analy		ð	Read dump from reader Physical ima	Positi.	Page: Block:	
₩ Workspace ×																																		÷
Elements (													÷	+	+	+												+	+	۲	) Po	arame	eters	
Dump operations		+	+			÷			÷				÷	+	+	÷	+	÷		÷		÷				÷	÷	÷	+	En	ter filter string			Ø
Block list operations			+	1		÷	+						÷	+	+	÷		+		+				+			÷	÷	+		Element			
Other			Reade	er 1		Р	hy ima	age					÷	+	+	÷	+	+	+	+		÷		+		÷	÷	÷	+		Name Dump	Chip	0_0_0	
R Reader	-	-	0	5		2°	hip0_	0_0	> •		÷	+	٠	+	+	÷	+	÷	+	÷	+	+	+	٠	+	÷	÷	÷	+		Length (bytes)		980	5234176
		+	+		$\mathbb{N}$	P	hy ima	age		+		+	٠	+	+	+		+		+		+		+		+	+	+	+		Automatic str Physical image			
PI Physical image		+	+		·// Y	Ŕ	hip0_	1_0 5	>	+	+	+	٠	+	+	+	+	+	+	+		÷		+		÷	٠	٠	+		File		0_0_0.dm	p 🖉 🚺
BCR Bad byte col. remover		+	+		-//	P	hy ima	age	+	+	+	+	٠	+	+	÷	+	+	+	+	+	+	+	٠	+	۰	٠	٠	+		Read only Chip	Chip	0	
Bad bit col. remover		+	+		-  1	Ŕ	hip1_	<u>••</u> 5	> •	÷	÷	÷	+	+	+	+	+	+	+	+	+	+	+	+	+	*	+	+	+		Crystal	0	-	~
		+	+		-	P	hy ima	age	+	+	+	+	٠	+	+	÷	+	+	+	+	+	+	+	÷	+	÷	÷	÷	+		Port	Data	bus 0	~
BCH ECC	1	+	÷		- 1	Ŕ	hip1_	1_0 5	> •	÷	÷	÷	+	+	+	+	+	+	+	+	+		+	+	+	*	+	+	+					
Inversion		+	+			+	+	*	*	+			+	+	+	+		+		+		*		*		+	+	+	+					
X XOR	1	+	+				+			+			+	+	+	+	+				*			+				+	+					
Pair		+	+								+		+	+	+	+	+						*	+	*			+	+					
							+						+	+	+	+								+					+					
Unite	1					•	•	1				*		•	+						1		1	*				*	*					
Event log explorer	dress			5	elect	ted																									0.20 (-			


We used Visual NAND Reconstructor for memory chip reading and physical image processing. In total 4 dumps/physical images were extracted out of the NAND.

#### **Reconstruction of controller's workflow**



Physical image has been converted to logical image through controller's emulation process

#### ECC algorithm for bit error correction has been found and errors got corrected



#### **Block translation**

Case Markers table	Visual Nand Reconstructor - solution	- 0	×
$f_{x} \downarrow F_{z}$ $f_{x} \downarrow F_{z$	SB       E       CP       BR       PF       MR         0x0       Image: Signal and the peak:       LBN       Image: Signal and the peak:       Sync with dump       Sync with dump       Reread selected blocks by ECC         1/1       Image: Signal and the peak:       Image: Signal and the peak:       Image: Signal and the peak:       Sync with dump       Sync with dump		
Markers table 0 × Workspace	Block markers	Page markers	
Use Bank LBN Address PBN LB RB		LPN Address	
✓ 00 006800 0759900000 D11		00000000 035B800000	
✓ 00 006900 08EAA00000 FDA 🗌 🗌		00000001 035B802400	[
✓ 00 006A00 05E7700000 A7F □ □		00000002 0356804800	
✓ 00 006B00 06F0F00000 C57 □ □		00000003 035B806C00	
✔ 00 006C00 0210C00000 3AC		00000004 0356809000	
🖉 00 006D00 035B800000 5F8 🗌 🗌		00000005 035B80B400	
00 006E00 072B700000 CBF		00000006 035B80D800	
00 006F04 004E300000 8B		00000007 035B80FC00	
00 007000 02B6200000 4D2		00000008 035B812000	
00 007100 04F5000000 8D0		00000009 035B814400	
00 007200 0690C00000 BAC		0000000A 035B816800	
00 007300 07ABB00000 DA3		0000000B 035B818C00	
00 007400 0586B00000 9D3		0000000C 035B81B000	
00 007500 0907500000 100D		000000D 035B81D400	
00 007600 03ABF00000 687		0000000E 035B81F800	
00 007700 03DE900000 6E1		0000000F 035B821C00	
00 007800 0106200000 1D2		00000010 0358824000	
00 007900 0765F00000 D27		00000011 0358826400	
00 007A00 08E7D00000 FD5		00000012 0358828800	
00 007B00 01B8700000 30F		0000012 03368800	
00 007600 0032A00000 5A		0000013 035862AC00	
00 007D00 0038400000 64		0000011 035822000	
00 007E00 0593A00000 9EA		0000016 0358831800	
00 007E00 0395A00000 9EA		0000017 0358833000	
00 000700 0323800000 598		0000017 035835000	
00 008100 05F5800000 A98		<ul> <li>00000018 035838000</li> <li>00000019 0358838400</li> </ul>	
sition 0x7B from 0x103B		Position 0x0 from 0x3FF	
Event log explorer			
active selection: address selected			

Blocks have been properly reorganized according to the logical block number (LBN)

#### File system reconstructed from NAND ph.image

	Correct Correct selected Andre	id data actor	
sets 1 🗙 🧶 Workspace			
MBR ► Volume0 (Microsoft NTFS) SSDv9 29.82 GB ► Root ►			
Dump	Name	Ext Size Last modified	
april MBR	R251-275	06/07/2022 16:07:37	
🔺 💿 Volume0 (Microsoft NTFS) SSDv9 29.82 GB	🗌 📙 R276-300	06/07/2022 16:07:37	
🔺 🔄 📙 Root	🗌 📙 R301-325	06/07/2022 16:07:37	
🛛 🔄 SExtend	R326-350	06/07/2022 16:07:37	
R001-025	🗌 📙 R351-375	06/07/2022 16:07:37	
R026-050	🗌 📙 System Volume Info	mation 06/07/2022 16:07:15	
R051-075	SAttrDef	2.50 KB 06/07/2022 16:07:13	
R076-100	SBadClus	29.82 GB 06/07/2022 16:07:13	
R101-125	SBitmap	954.09 KB 06/07/2022 16:07:13	
R126-150	SBoot	8.00 KB 06/07/2022 16:07:13	
R151-175	SLogFile	41.67 MB 06/07/2022 16:07:13	
	SMFT	256.00 KB 06/07/2022 16:07:13	
R201-225		4.00 KB 06/07/2022 16:07:13	
R226-250	Secure	257.84 KB 06/07/2022 16:07:13	
R251-275	SUpCase	32 bytes 06/07/2022 16:07:13	
R276-300	SVolume	0 bytes 06/07/2022 16:07:13	
R301-325	autorun	ico 152.55 KB 01/07/2022 09:47:16	
R326-350		INF 44 bytes 01/07/2022 09:47:34	
R320-530		TXT 128.00 KB 01/07/2022 09:47:14	
	□ <u>■</u> EVENTLOG		
System Volume Information		dll 4.19 MB 01/07/2022 09:47:20	
	msvcr100     msvcr100     mrFS	dll 755.83 KB 01/07/2022 09:47:08	
		EXE 952.50 KB 01/07/2022 09:47:28	
	xFULL-F	txt 256 bytes 06/07/2022 16:07:33	
	C 🔐 xQUICK-F	txt 256 bytes 06/07/2022 16:07:36	
nt log explorer			

We have been able to successfully reconstruct file system for this SSD, and solution should generally work on all devices with same controller, NAND and capacity.

## Conclusion:

The SLC memory chip used in this device is very reliable. Even in the critical scenario of thermal damage, there's still high chance of successful data recovery. As long as memory chip is not cracked physically, the flight recorder is failproof. Controller's data translation algorithm was fully reverse engineered and logical image was reconstructed. It can be fed to the vendor's software for the flight accident data extraction.

# Most of the black box pictures and testing materials were kindly provided by Etep www.etep.com

# Thank you! Visit our booth 107 for more details and experience.



June 5-8, 2023 | Wilmington, NC



Techno Security & Digital Forensics Conference