

# Data Recovery from Aircraft Black Box

Michał Gmurek



June 5-8, 2023 | Wilmington, NC






Techno Security &  
Digital Forensics  
Conference

# Data Recovery from Aircraft Black Box



**Cockpit voice recorder**  
preserves pilot voices  
and cockpit sounds.



**Flight data recorder**  
captures such  
information as altitude,  
airspeed, heading and  
engine thrust.

# D.T.MUX Sentinel™



Crash Protected System  
from 32 to 128GB



Reference#

SEN-XXX









## MECHANICAL

	Specification	Remark
<b>Size</b>	189.5 (231.8 iRIPS / 219.5 iEE) x 126.2 x 101 mm	D x W x H ± 1mm
<b>Weight</b>	≈ 3.30kg / 3.75kg ≈ 4.85kg	ED155/ ED112 iRIPS
<b>Connectors</b>	MIL-DTL-38999	Serie III
<b>Mounting</b>	ARINC 404	Customizable



## ELECTRICAL

<b>Input Voltage</b>	28Vdc (16 to 36Vdc)
<b>Power consumption</b>	≈ 12 to 32 watts (28Vdc)
<b>Power Interruption</b>	≈ 200 to 800ms
<b>Standard</b>	MIL-STD-704F / DO-160


## ENVIRONMENTAL

	Specification	Remark
<b>Temperature</b>	-40°C to 65°C -55°C to 90°C	Operating Storage
<b>Cooling</b>	Passive	Convection
<b>Humidity</b>	95%	Non-Cond
<b>Vibration</b>	5Hz to 2KHz	6.29 g RMS
<b>Shocks</b>	20g 11ms	Operating
<b>Acceleration</b>	20g linear 3 axis	Operating
<b>Altitude</b>	+ 60,000 ft	Operating
<b>Decompression</b>	420Kpa/minute	Operating
<b>MTBF</b>	> 90,000 hours	Computed
<b>EMI</b>	DO-160	Rev G

## STANDARD FUNCTIONALITY

	Specification
<b>Gigabit</b>	Configuration/Control
<b>Ethernet</b>	Data download and Streaming
<b>Time synch</b>	GPS Antenna input / Irig B / PTP v2
<b>Voice</b>	4x Audio channels
<b>Recording</b>	IRIG 106 Chapter 10 / DTMUX format
<b>Sensors</b>	Internal 3 Axis Gyro/ G force/ Pressure
<b>COM port</b>	RS-232 Configuration/Maintenance
<b>Status</b>	Status Led / Status output

## SENTINEL PART NUMBER COMPOSITION



# Environmental specifications

## Environmental specifications

The equipment has been designed to meet the environmental specifications applicable to the installation limits as set forth in the version of RTCA/DO-160 in force at the time of certification.

## Flight Recording Systems (ED-112), Survivability

- Impact: 3400 Gs, 6.5ms, All Axes
- Pin Penetration: 500 lb., 10 ft. (1/4 in. Pin)
- Static Crush: 5000 lb, 5 min All Axes
- Low Temp Fire: 260°C, during 10 hours
- High Temp Fire: 1,100°C, during 60 Min
- Sea Water Immersion: 30 Days
- Deep Sea Pressure: 20,000 ft., 24 Hrs.
- Fluid Immersion: Various Fluids, 48 Hrs.

## Qualification/Certification

Sentinel "ED-112 type" meets the requirements as specified in the Minimum Operational Performance Specification (MOPS) for flight recording systems ED-112. The system also outperforms many of the crash survival requirements in the Minimum Operational Performance Specification for Crash Protected Airborne Recorder Systems ED-112.




Sentinel Under High temperature fire test

Crash Protected  
Memory Block





# Hydraulic press test



Diagonal 1



Diagonal 2



Diagonal 3



Diagonal 4



# Crash test



پسی-۱۹-۱۳۸۶، ETEP- Impact Shock Test 02 B X+




پسی-۱۹-۱۳۸۶، ETEP- Impact Shock Test 02 B X+




پسی-۱۹-۱۳۸۶، ETEP- Impact Shock Test 02 B X+

# Impact test



Vertical fall axis




Electrical Release system

227 Kg Cylinder



Sentinel CSMU

Sandbox



Penetration pin



Steel plate







# Mechanical crash test results



CSMU "A", "B" and "C" has successfully pass test sequence, no penetration or deformation of structure has been noted for each one.

Note:

Data contained inside robust memory are not analyzed before end of test sequence.







IFREMER is a French institute that undertakes research and expert assessments to advance knowledge on the oceans and their resources, monitor the marine environment and foster the sustainable development of maritime activities.

For more information consult Ifremer website:  
<https://wwz.ifremer.fr/en/>

The Sentinel CPM is placed in hyperbaric chamber during 24 hours at 625 Bar, in saltwater to simulate a depth of 6000m. The materials used to protect the recording medium have been shown to be unaffected by sea water (Titanium ...)



# High pressure test

## Sentinel CSMU Structure



This test must determinate if the crash protected memory Sentinel can resist to an equivalent depth of 6 000 m (20 000 feet).

We no detected any change of the Sentinel CPM structure after 24 hours at 625 Bar.

After this test in laboratory we don't note any deformation of the structure, and the structure is remains in **full integrity**.





# High temperature test



Test has been conducted on Crash Protected memory unit destined to equip Sentinel System. The fire test is started by turning on the main gas valve. Flame temperature, as indicated by the external thermocouples, is continuously monitored. Figure 2 picture show Crash Protected Memory module under high temperature test.

At the end of the test period, the burners have been shut off and the robust memory module has been cool naturally in ambient conditions. The crash Protect memory unit has been removed from the vicinity of the support arrangement.






# High temperature test results



The unit is progressively put back to room temperature (natural cooling) the time is approximately 3 hours before being able to go for opening process.

we don't notice any deformation of the structure and the structure is in **full integrity**. Bright orange paint has disappeared.

Reached temperature inside enclosure up to 132°C



After the test sequence has been performed, this test pattern shall be readily recoverable to establish that the bit error rate defined in Chapter 2-4 has not been exceeded.

After this test the Sentinel crash protected memory is open to verify if the PCB did not damaged and if the data is still readable. After remove of all insulation protection (Ceramic, white powder material and red silicon protection), we examine the memory PCB.

## Solid state drive integrity

After a visual inspection, we no detect any damages on solid state drive circuit.

The memory unit was tested to verify if the data is in full integrity.

The data is in full integrity and no present any error.


The screenshot shows the 'etep' software interface. At the top, there are fields for 'Select a file to verify its format' (ETEP0001-2730-09h-19m-30s.mux) and 'Directory to store log files' (C:\ETEP\DTMUX Converter\Log Files). Below this, there are checkboxes for 'Create LONG Log file', 'Create SHORT Log file', 'Display Only CHANNEL...', 'Verify DTMUX HEADER', 'Verify BLK some for ALL Channels', and 'Accept key words with false bits'. A 'Verify' button is visible. The main area shows a grid of data points for 'TIME' and 'BLK'. At the bottom, there is a summary table of error counts:

ERROR KEY	0
ERROR STRUCTURE	0
ERROR TIME	0
ERROR BLK	0
ERROR CARD ID-TYPE	0
ERROR CH-WC-WCU	0
WARNING EMPTY CHANNELS	2
ERROR UNEXPECTED CH	0





At the bottom right, there is a status bar with indicators for 'CH OK', 'CH Not found', 'CH Empty', 'CH Errors', and 'CH Unexpected'.





# Data extraction via external interface







## Data extraction via internal SATA







Real-world test...








# When everything else fails...chips usually don't







**FORTUNATULY, real-world crash conditions are rare occassion, we were not able to get our hands on damaged device**






On the other side of PCB we can see the microcontroller




On this side of PCB we can spot NAND memory chip made by Kioxia (Toshiba) with the model name TH58TEG8H2HBA-89






# Unsoldered NAND memory – top view

The memory chip was removed from the PCB for further reading using InfraRed rework station and thermal profile of  $T_{max} = 240C$  ( $T_{delta} \sim 3C/s$ )



# Unsoldered NAND memory – ball view




The NAND memory has BGA-132 package which is classics for high-capacity memory chips. The pads of NAND memory chip have been cleaned with solder wick and then isopropyl alcohol.




# Chip connected to VNR Reader

We used Visual Nand Reconstructor Reader from Starter kit in couple with BGA132 adapter from Standard kit for memory chip reading.



# Chip identification



The first step before physical image reading is reading memory chip's ID.

The chip model identifier is 98DEA1327A which belongs to Toshiba/Kioxia manufacturer

The memory chip has multi-die structure and we were able to identify 4 dies/crystals in single package.



# JEDEC data

Select configuration

Chips	JEDEC
Parameter page signature	JESD
Revision number	supports vendor specific parameter page
Features supported	no
Optional commands supported	no
Secondary commands supported	no
Number of parameter pages	0x0
Device manufacturer	TOSHIBA
Device model	TH58TEG8H2HBA89
JEDEC manufacturer ID	00000000098
Number of data bytes per page	0x2000
Number of spare bytes per page	0x400
Number of pages per block	0x80
Number of blocks per logical unit (LUN)	0x103C
Number of logical units (LUNs)	0x2
Number of Address Cycles	row 0x3, column 0x2
Number of bits per cell	0x1
Number of programs per page	0x0
Multi-plane addressing	0x1 bits for plane address
Multi-plane operation attributes	no
Asynchronous SDR speed grade	no
Toggle Mode DDR and NV-DDR2 speed grade	supports 30 ns speed grade (~33 MHz) supports 25 ns speed grade (40 MHz) supports 15 ns speed grade (~66 MHz) supports 12 ns speed grade (~83 MHz) supports 10 ns speed grade (100 MHz) supports 7.5 ns speed grade (~133 MHz) supports 6 ns speed grade (~166 MHz) supports 5 ns speed grade (200 MHz)
Synchronous DDR speed grade	no
Asynchronous SDR features	0x0
Toggle-mode DDR features	0x0
Synchronous DDR features	no
Maximum page program time (tPROG)	0 us
Maximum block erase time (tBERS)	0 us

Apply configuration


Reread ID

Apply configuration Cancel

This NAND chip has special JEDEC parameter page that shows basic information about the memory.



As we can see from report:  
Number of bits per cell = 1,  
which means that memory chip has **SLC architecture, and it is the best choice for the applications where reliability is a KEY factor.**

# NAND memory cell architectures






# Bit errors in NAND




# Physical image extraction from NAND



We used Visual NAND Reconstructor for memory chip reading and physical image processing. In total 4 dumps/physical images were extracted out of the NAND.



# Reconstruction of controller's workflow



Physical image has been converted to logical image through controller's emulation process

# ECC algorithm for bit error correction has been found and errors got corrected

The screenshot displays the Visual NAND Reconstructor interface. The top toolbar includes various functions such as 'Delete', 'Copy', 'Open images', 'Send solution to Db', 'Insert area', 'Skip area', 'Extract area', 'Dump viewer', 'File system viewer', 'Yaffs parser', 'Blocks map', 'File carver', 'File assembler', 'Compute MD5/SHA1', 'Mount dump', 'Unmount dump', 'Unmount R: drive', 'Find ECC', 'XOR analyzer', 'Codeword analyzer', 'Correct dump (GPU)', 'Correct dump', 'Reread dump', 'Reread data blocks', 'Save ECC map', 'Load ECC map', and 'Clean ECC map'.

The main workspace shows a workflow diagram with the following steps: Reader (0) -> Phy image (Chip0\_0\_0, Chip0\_1\_0, Chip1\_0\_0, Chip1\_1\_0) -> XOR (0, 1, 2, 3) -> ECC (0, 6, 7, 8) -> Concatenate (1, 2) -> Pair (1, 0). The ECC blocks (0, 6, 7, 8) have yellow warning icons, indicating errors.

The right-hand 'Parameters' panel is set for the 'ECC corrector' element. The 'Power' is set to 'Off'. The 'ECC codewords' are 'JMicron(JM)UMF668\_8832(ecc70b)\_8.bch'. The 'Page size' is 9216. The 'ECC map' is checked, and the 'ECC map' grid shows a legend: green for 'no errors', light green for 'correctable errors', red for 'not correctable errors', and grey for 'empty'. The grid itself is entirely green, indicating that all errors were successfully corrected.

The bottom status bar shows 'Event log explorer' and 'Last active selection: address selected'. The version number '0.20' is visible in the bottom right corner.



# Block translation

The screenshot displays the Visual NAND Reconstructor interface. The top toolbar includes options for Markers edit, Block filter, and Block sorter. The main workspace is divided into two panes: 'Block markers' on the left and 'Page markers' on the right. The 'Block markers' pane shows a table of physical blocks with columns for Use, Bank, LBN, Address, PBN, LB, and RB. The 'Page markers' pane shows a list of logical pages with columns for LPN and Address. The LBN 006D00 is highlighted in blue in the 'Block markers' pane, and its corresponding page markers are visible in the 'Page markers' pane.

Use	Bank	LBN	Address	PBN	LB	RB
<input checked="" type="checkbox"/>	00	006800	0759900000	D11	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006900	08EAA00000	FDA	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006A00	05E7700000	A7F	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006B00	06F0F00000	C57	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006C00	0210C00000	3AC	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006D00	035B800000	5F8	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006E00	072B700000	CBF	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	006F04	004E300000	8B	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007000	02B6200000	4D2	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007100	04F5000000	8D0	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007200	0690C00000	BAC	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007300	07ABB00000	DA3	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007400	0586B00000	9D3	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007500	0907500000	100D	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007600	03ABF00000	687	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007700	03DE900000	6E1	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007800	0106200000	1D2	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007900	0765F00000	D27	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007A00	08E7D00000	FD5	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007B00	01B8700000	30F	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007C00	0032A00000	5A	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007D00	0038400000	64	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007E00	0593A00000	9EA	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	007F00	0325800000	598	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	008000	02FF400000	554	<input type="checkbox"/>	<input type="checkbox"/>
<input checked="" type="checkbox"/>	00	008100	05F5800000	A98	<input type="checkbox"/>	<input type="checkbox"/>

LPN	Address
00000000	035B800000
00000001	035B802400
00000002	035B804800
00000003	035B806C00
00000004	035B809000
00000005	035B80B400
00000006	035B80D800
00000007	035B80FC00
00000008	035B812000
00000009	035B814400
0000000A	035B816800
0000000B	035B818C00
0000000C	035B81B000
0000000D	035B81D400
0000000E	035B81F800
0000000F	035B821C00
00000010	035B824000
00000011	035B826400
00000012	035B828800
00000013	035B82AC00
00000014	035B82D000
00000015	035B82F400
00000016	035B831800
00000017	035B833C00
00000018	035B836000
00000019	035B838400

Blocks have been properly reorganized according to the logical block number (LBN)

# File system reconstructed from NAND ph.image

The screenshot displays the 'Visual Nand Reconstructor - solution' application. The interface includes a toolbar with various actions such as 'Check headers', 'Save image', 'Check file system', and 'Correct selected files data'. The main workspace shows a file system tree for 'Volume0 (Microsoft NTFS) SSDv9 29.82 GB' under the 'Root' directory. A table lists the files and folders, including system files like 'System Volume Information', 'SAttrDef', 'SBadClus', and 'SBitmap', as well as user files like 'EVENTLOG', 'mfc100', and 'msvcr100'.

Name	Ext	Size	Last modified
R251-275			06/07/2022 16:07:37
R276-300			06/07/2022 16:07:37
R301-325			06/07/2022 16:07:37
R326-350			06/07/2022 16:07:37
R351-375			06/07/2022 16:07:37
System Volume Information			06/07/2022 16:07:15
SAttrDef		2.50 KB	06/07/2022 16:07:13
SBadClus		29.82 GB	06/07/2022 16:07:13
SBitmap		954.09 KB	06/07/2022 16:07:13
SBoot		8.00 KB	06/07/2022 16:07:13
SLogFile		41.67 MB	06/07/2022 16:07:13
SMFT		256.00 KB	06/07/2022 16:07:13
SMFTMirr		4.00 KB	06/07/2022 16:07:13
SSecure		257.84 KB	06/07/2022 16:07:13
SUpCase		32 bytes	06/07/2022 16:07:13
SVolume		0 bytes	06/07/2022 16:07:13
autorun	ico	152.55 KB	01/07/2022 09:47:16
AUTORUN	INF	44 bytes	01/07/2022 09:47:34
EVENTLOG	TXT	128.00 KB	01/07/2022 09:47:14
mfc100	dll	4.19 MB	01/07/2022 09:47:20
msvcr100	dll	755.83 KB	01/07/2022 09:47:08
NTFS	EXE	952.50 KB	01/07/2022 09:47:28
xFULL-F	txt	256 bytes	06/07/2022 16:07:33
xQUICK-F	txt	256 bytes	06/07/2022 16:07:36

We have been able to successfully reconstruct file system for this SSD, and solution should generally work on all devices with same controller, NAND and capacity.

## Conclusion:

The SLC memory chip used in this device is very reliable. Even in the critical scenario of thermal damage, there's still high chance of successful data recovery. As long as memory chip is not cracked physically, the flight recorder is failproof.

Controller's data translation algorithm was fully reverse engineered and logical image was reconstructed.

It can be fed to the vendor's software for the flight accident data extraction.



Most of the black box pictures and testing materials were kindly provided by Etep  
[www.etep.com](http://www.etep.com)

Thank you!  
Visit our booth 107 for more details  
and experience.



June 5-8, 2023 | Wilmington, NC



Techno Security &  
Digital Forensics  
Conference